V Venkata Sai Raghava, M Ravi Kumar. Digital System Design of FPGA – Based UART Protocol Using Verilog HDL. IJCESEN [Internet]. 2025 Aug. 6 [cited 2025 Sep. 1];11(3). Available from: https://www.ijcesen.com/index.php/ijcesen/article/view/3306