V Venkata Sai Raghava, and M Ravi Kumar. “Digital System Design of FPGA – Based UART Protocol Using Verilog HDL”. International Journal of Computational and Experimental Science and Engineering 11, no. 3 (August 6, 2025). Accessed September 1, 2025. https://www.ijcesen.com/index.php/ijcesen/article/view/3306.