[1]
Phani Suresh Paladugu, “PCIe and CXL Interconnects for AI Accelerators: Performance, Latency, and Telemetry”, IJCESEN, vol. 12, no. 1, Feb. 2026.