V Venkata Sai Raghava and M Ravi Kumar, “Digital System Design of FPGA – Based UART Protocol Using Verilog HDL”, IJCESEN, vol. 11, no. 3, Aug. 2025.