V Venkata Sai Raghava; M Ravi Kumar. Digital System Design of FPGA – Based UART Protocol Using Verilog HDL. IJCESEN 2025, 11.