V Venkata Sai Raghava and M Ravi Kumar 2025. Digital System Design of FPGA – Based UART Protocol Using Verilog HDL. International Journal of Computational and Experimental Science and Engineering. 11, 3 (Aug. 2025). DOI:https://doi.org/10.22399/ijcesen.3306.